3 bit & 4 bit Asynchronous Down Counter

No one can beat neso academy in terms of detailed explanation

You making it simple...

Sir, You are my life saviour! The word thanks is not enough to show my gratitude..

thankyou dude

For 4 bit down counter ...t flipflop use or j k flip flop??

Everything that is concievable is clearly stated. Geat job.

Was there a 4bit down counter diagram??
I didn't notice any, please provide timestamp.

Down counter’s wave form wrong , u have to take Qb on the bases of Qa’ and then u have to take Qb’ but u take Qb on bases of Qa . Am I right or wrong

don't we need to take preset for all flip flops in the second diagram? then only all the outputs would be high for first clock pulse right?

we can also use positive edge triggering

Hello, how do I make it count down from 5 to 0?

Can i design asynchronous down counter by t flip flop ?

Hey buddy. You are awesome man. Just splendid.I have completed a chapter from your Channel. I will be grateful to you vai.I am a Student of class Eleven. From Bangladesh 🇧🇩🇧🇩🇧🇩.
Love you😘😘

Teachers do not know how to teach
Teacher needs to take classes from neso man how to teach.

How did we get graph(rise/fall) for the last Qc?

In the second circuit , set values of qa' qb' qc' as 1 initially and analyse qa qb qc accordingly .

thx my doctor is fucking bitch

egg thrower

I don't understand it can you explain it for the down counter for 4 bits?

❤🧡💛💚💙💜🤎🖤🤍

just awesome sir

Where is 4 bit

thx for the help

thank you

Life saver before the exam ...

for the second config isnt it initially 000 ?

How to pause and hold count

Thank you !

Thank you sir

I don't understand anything

thanksssssssss GURUDEV

i will contribute to you once i will start earning thankyou soomuch

The best explanation i have got on counters so far

thank you

vekkama illaya da

Thank You Sir

Thank you so much sir 😊

I thought i was the only one confused at last but theres chaos in the comment😂😂😂😂 Plz someone help me to understand the last part

can we use T flipflop instead of jk to logic -1?

Man you are awesome

What will be the output if i take clock and output both as complemet (Qa,Qb,Qc)

Awesome lecture series ❤

Should have explained better man. Rarest disappointment from ur video

awesome lecture, thank you!

which circuit gives efficient design sir ?

Sir the title was down counter but you drew the table for up counter I didn't get it

Sir why u r not taking the initial values while calculating Qa,Qb, Qc for the 2nd ckt....pls solve this

THANK YOU so much sir